

July 1999 Revised November 2000

# 74LVTH273 Low Voltage Octal D-Type Flip-Flop with Clear

### **General Description**

The LVTH273 is a high-speed, low-power positive-edge-triggered octal D-type flip-flop featuring separate D-type inputs for each flip-flop. A buffered Clock (CP) and Clear  $\overline{(\text{CLR})}$  are common to all flip-flops.

The state of each D-type input, one setup time before the positive clock transition, is transferred to the corresponding flip-flop's output.

The LVTH273 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These octal flip-flops are designed for low-voltage (3.3V)  $V_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH273 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

### **Features**

- $\blacksquare$  Input and output interface capability to systems at 5V  $V_{CC}$
- Bushold on the data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 273
- Latch-up performance exceeds 500 mA
- ESD performance:

Human-body model > 2000V Machine model > 200V


Charged-device model > 1000V


### **Ordering Code:**

Order Number	Package Number	Package Description
74LVTH273WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74LVTH273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVTH273MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4 4mm Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

### **Logic Symbols**





### **Connection Diagram**



### **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
CP	Clock Pulse Input
CLR	Clear
O <sub>0</sub> -O <sub>7</sub>	Outputs

### **Truth Table**

	Outputs		
D <sub>n</sub>	СР	CLR	O <sub>n</sub>
Н	~	Н	Н
L	~	Н	L
Х	H or L	Н	O <sub>o</sub>
Х	X	L	L

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

 $\mathcal{L} = \text{LOW-to-HIGH Transition}$   $\mathcal{L} = \text{LOW-to-HIGH Transition}$   $\mathcal{L} = \text{Comparison}$   $\mathcal{L} = \text{Comparison$ 

### **Functional Description**

The LVTH273 consists of eight positive-edge-triggered flip-flops with individual D-type inputs. The buffered Clock and Clear are common to all flip-flops. The eight flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. When the Clock is either HIGH or LOW, the D-input signal has no effect at the output. When the Clear (CLR) is LOW, all Outputs will be forced LOW.

### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### **Absolute Maximum Ratings**(Note 1) Symbol Parameter Value Conditions Units Supply Voltage -0.5 to +4.6 ٧ $V_{CC}$ ٧ DC Input Voltage -0.5 to +7.0 $V_{I}$ Vo DC Output Voltage -0.5 to +7.0 Output in HIGH or LOW State (Note 2) ٧ DC Input Diode Current V<sub>I</sub> < GND $I_{IK}$ -50 mΑ DC Output Diode Current -50 V<sub>O</sub> < GND $I_{OK}$ mΑ DC Output Current 64 $V_O > V_{CC}$ Output at HIGH State Ιo mΑ Output at LOW State 128 $V_{O} > V_{CC}$ DC Supply Current per Supply Pin ±64 mΑ $I_{CC}$ $I_{GND}$ DC Ground Current per Ground Pin ±128 mΑ Storage Temperature -65 to +150 °C T<sub>STG</sub>

### **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Units
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V
V <sub>I</sub>	Input Voltage	0	5.5	V
I <sub>OH</sub>	HIGH Level Output Current		-32	mA
I <sub>OL</sub>	LOW Level Output Current		64	mA
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 2: Io Absolute Maximum Rating must be observed.

### **DC Electrical Characteristics**

	Parameter		.,	T <sub>A</sub> =-40°C to +85°C				
Symbol			v <sub>cc</sub> (v)	Min	Typ (Note 3)	Max	Units	Conditions
V <sub>IK</sub>	Input Clamp Diode Voltage		2.7			-1.2	V	I <sub>I</sub> = -18 mA
V <sub>IH</sub>	Input HIGH Voltage		2.7-3.6	2.0			V	V <sub>O</sub> ≤ 0.1V or
V <sub>IL</sub>	Input LOW Voltage		2.7-3.6			0.8	V	$V_O \ge V_{CC} - 0.1V$
V <sub>OH</sub>	Output HIGH Voltage		2.7-3.6	V <sub>CC</sub> - 0.2				$I_{OH} = -100  \mu A$
			2.7	2.4			V	$I_{OH} = -8 \text{ mA}$
			3.0	2.0				I <sub>OH</sub> = -32 mA
V <sub>OL</sub>	Output LOW Voltage		2.7			0.2		I <sub>OL</sub> = 100 μA
			2.7			0.5		I <sub>OL</sub> = 24 mA
			3.0			0.4	V	I <sub>OL</sub> = 16 mA
						0.5		I <sub>OL</sub> = 32 mA
			3.0			0.55		I <sub>OL</sub> = 64 mA
I <sub>I(HOLD)</sub>	Bushold Input Minimum D	rive	3.0	75			μА	V <sub>I</sub> = 0.8V
				-75			μΑ	V <sub>I</sub> = 2.0V
I <sub>I(OD)</sub>	Bushold Input Over-Drive		3.0	500			μА	(Note 4)
	Current to Change State			-500			μΛ	(Note 5)
l <sub>l</sub>	Input Current		3.6			10	μΑ	V <sub>I</sub> = 5.5V
		Control Pins	3.6			±1	μΑ	$V_I = 0V$ or $V_{CC}$
		Data Pins	3.6			-5	μΑ	V <sub>I</sub> = 0V
		Dala FIIIS	3.0			1	μΑ	$V_I = V_{CC}$
l <sub>OFF</sub>	Power Off Leakage Current		0			±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
I <sub>CCH</sub>	Power Supply Current		3.6			0.19	mA	Outputs HIGH
I <sub>CCL</sub>	Power Supply Current		3.6			5	mA	Outputs LOW
$\Delta I_{CC}$	Increase in Power Supply Current		3.6			0.2	mA	One Input at V <sub>CC</sub> – 0.6V
	(Note 6)							Other Inputs at V <sub>CC</sub> or GND

## DC Electrical Characteristics (Continued) Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than V<sub>CC</sub> or GND.

### **Dynamic Switching Characteristics** (Note 7)

Symbol	Parameter	$V_{CC}$ $T_A = 25^{\circ}C$			Units	Conditions	
Symbol	i arameter	(V)	Min	Тур	Max	Omits	$\textbf{C}_{\textbf{L}} = \textbf{50}~\text{pF,}~\textbf{R}_{\textbf{L}} = \textbf{500}\Omega$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 8)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic VOL	3.3		-0.8		V	(Note 8)

Note 7: Characterized in SOIC package. Guaranteed parameter, but not tested.

Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

### **AC Electrical Characteristics**


Symbol	Symbol Parameter		V <sub>C</sub>	$_{ m C}=$ 3.3V $\pm$ 0	.3V	V <sub>CC</sub> =	Units	
			Min	Тур	Max	Min	Max	
				(Note 9)				
f <sub>MAX</sub>	Maximum Clock Frequency		150			150		MHz
t <sub>PLH</sub>	Propagation Delay		1.7		4.9	1.7	5.5	ns
t <sub>PHL</sub>	CP to O <sub>n</sub>		1.9		4.8	1.9		
t <sub>PHL</sub>	Propagation Delay CLR to On		1.6		4.8	1.6	5.4	ns
t <sub>W</sub>	Pulse Duration		3.3			3.3		ns
t <sub>S</sub>	Setup Time	Data HIGH or LOW before CP	2.3			2.7		ns
		CLR HIGH before CP	2.3			2.7		113
t <sub>H</sub>	Hold Time	Data HIGH or LOW after CP	0			0		ns

Note 9: All typical values are at  $V_{CC} = 3.3V$ ,  $T_A = 25^{\circ}C$ .

### Capacitance (Note 10)


Symbol Parameter		Conditions	Typical	Units	
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 0V$ , $V_I = 0V$ or $V_{CC}$	3	pF	
COLIT	Output Capacitance	$V_{CC} = 3.0V, V_{C} = 0V \text{ or } V_{CC}$	6	pF	

Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.6±0.10 0.40 TYP --A-5.01 TYP 5.3±0.10 9.27 TYP 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.— 0.6 TYP 1.27 TYP -LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 2.1 MAX. 1.8±0.1 -C-0.15±0.05 0.15-0.25 -1.27 TYP 0.35-0.51 ⊕ 0.12 **(** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 -M20DRevB1 DETAIL A 20-Lead Small Outline Package (SOP), EIAJ TYPE II 5.3mm Wide Package Number M20D



20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com